Work Experience
4.3 yrs

Academics & Work Experience

Undergrad Details

Electronics and Communication Engineering
KITS
3.2
Aggregate score and pattern

Work Experience(1)

Design Verification Engineer
Full-Time
Wipro Technologies
May 2022 to Present

Skills(5)

Unix
Verilog Programming
Verilog
System Verilog
UVM