Manav Rachna University Faridabad M.Tech Embedded System and VLSI Design: Fees 2026, Course Duration, Dates, Eligibility

Faridabad, HaryanaPrivate UniversityEstd 2004NAAC Grade A

3.7

(160 Reviews)

Collegedunia Team

Content Curator | J/hVSQ

M.Tech Embedded System and VLSI Design at Manav Rachna University Faridabad is a 2 years, Full Time Degree program offered On Campus.

The total fees for the M.Tech Embedded System and VLSI Design program at Manav Rachna University Faridabad is ₹ 2.47 Lakhs.
Students need to pay ₹ 1.45 Lakhs in the first year.

According to Collegedunia Engineering Ranking 2025, Manav Rachna University Faridabad ranks 312 out of 762 colleges in India with an overall score of 881 out of 2000. India Today Engineering ranking 2025, ranks Manav Rachna University Faridabad at 74 out of 269 in India.

Find detailed Manav Rachna University Faridabad M.Tech Embedded System and VLSI Design fees, eligibility, admission dates, cutoff and ranking below.

Course Highlights	Details
duration	2 Years (Full Time)
mode of study	On Campus
total fees	₹ 2.47 Lakhs
median package	₹ 6 Lakhs
eligibility	Graduation + GATE
entrance test	GATE

Official Link:

Go To Website

Highlights
Fees
Important Dates
Admission Process
Placement

Manav Rachna University Faridabad Latest Updates and News

02 May, 2026 Manav Rachna University Admission 2026 is open. Interested candidates can apply directly @manavrachna.edu.in.

Manav Rachna University Faridabad M.Tech Embedded System and VLSI Design Fees

Manav Rachna University Faridabad M.Tech Embedded System and VLSI Design fees 2026 is ₹ 2.47 Lakhs for the entire course duration.

This includes a total tuition fee of ₹ 1.58 Lakhs, Other Fees of ₹ 89,800.
Candidates need to pay ₹ 1.45 Lakhs in the first year.
Manav Rachna University Faridabad Hostel Fee is ₹ 1.6 Lakhs.

Quota:

Fee Type	Total Amount (INR)
tuition fee	₹1.58 Lakhs
total academic fee	₹2.47 Lakhs
hostel fee	₹3.21 Lakhs
total fee	₹5.68 Lakhs

* Fees is refundable

Important Dates for M.Tech Embedded System and VLSI Design at Manav Rachna University Faridabad

Expired Events

Events	Dates
GATE 2026 Result Date	Mar 19, 2026
GATE 2026 Exam Dates	Feb 15, 2026
GATE 2026 Exam Dates	Feb 14, 2026

Check entrance exam dates for admission in M.Tech Embedded System and VLSI Design at Manav Rachna University Faridabad -

GATE

Do you think the Dates are wrong ? Report Here

Manav Rachna University Faridabad M.Tech Embedded System and VLSI Design Admission Process

Eligibility Criteria

Check Admission Details

Course Finder

Search from 20K+ Courses and 35+ Streams

Comments

No Comments To Show

Manav Rachna University Faridabad M.Tech Embedded System and VLSI Design: Fees 2026, Course Duration, Dates, Eligibility

Table of Contents

Manav Rachna University Faridabad Latest Updates and News

Manav Rachna University Faridabad M.Tech Embedded System and VLSI Design Fees

Important Dates for M.Tech Embedded System and VLSI Design at Manav Rachna University Faridabad

Expired Events

Manav Rachna University Faridabad M.Tech Embedded System and VLSI Design Admission Process

Course Finder

Popular Streams:

Popular Courses:

Comments

Are You Interested in this College?

dOGVmW