Work Experience
14.3 yrs
GRE
305

Universities Applied

Sort By:
all
admitted
Applied Date: 20 Jan 2017
Decision: 23 Mar 2017
Applied Date: 18 Jan 2017
Decision: 03 Mar 2017

Academics & Work Experience

Undergrad Details

Electrical and Electronics Engineering
Manipal Institute Of Technology
8.52
Aggregate score and pattern

Work Experience(1)

Senior Analog & Mixed Signal Circuit Design Engineer
Full time
Synopsys Inc.
May 2012 to Present

Skills(5)

VLSI
Analog Circuit Design
Digital Circuit Design
Coding
Perl